A wireless sensor that is powered from the endocochlear potential (EP), a 70-to100mV bio-potential inside the mammalian ear, has been demonstrated in [1]. Due to the anatomical size and physiological constraints inside the ear, a maximum of 1.1 to 6.25nW can be extracted from the EP. The nanowatt power budget of the sensor gives rise to unique challenges with power conversion efficiency and quiescent current reduction in the power management unit (PMU). While [1] presents the system aspects of the biomedical harvesting including the biologic interface and system measurements, this work presents the details of the nanowatt PMU required to power the electronics. More specifically, it focuses on the low-power circuit design techniques needed to realize a nW power converter that is applicable to a broad spectrum of emerging biomedical applications with ultra-low energy-harvesting sources.
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Figure 23.2.1 shows the detailed schematic of the PMU that consists of a boost converter along with its associated control, drivers and timer circuits. Due to the ultra-low power budget, the boost converter operates in discontinuousconduction mode (DCM). The EP and electrodes can be modeled as a voltage source (V EP of 70 to 100mV) in series with a resistor (R elec ) of 400kΩ to 1.2MΩ [1] . The boost converter steps up the input voltage, V IN (30 to 55mV, close to half the EP for maximum power extraction), to V DD (0.8 to 1.1V in this implementation). In order to optimize the power conversion efficiency (PCE) within a nW power budget, the power FETs have been sized optimally to not only minimize switching and conduction losses that are normally considered in PMUs handling higher power levels, but also to minimize losses due to subthreshold leakage. The converter has the additional constraint arising from the inputimpedance requirement for maximum power transfer. Since the converter input impedance is related to its switching frequency and power FETs on times [2], the switching frequency has been appropriately selected to minimize converter losses and meet the input impedance requirement. Figure 23 .2.2 shows the optimization plots of the losses associated with the converter power train (conduction, switching and leakage loss) versus switching frequency and FET sizes. For a given input impedance, lower switching frequencies result in higher rms currents, hence higher conduction losses, and higher switching frequencies result in higher switching losses. In this implementation, the converter is made to operate at 12.8Hz, close to the optimal switching frequency shown in Fig. 
23.2.2.
To ensure system sustainability, the control circuits, timer, reference and gate drivers in the PMU have been designed to have quiescent current in the 10 to 100s of pA range. A pW relaxation oscillator is used to generate the 12.8Hz clock required by the boost converter. A constant-g m current reference in used to create the bias currents for the analog comparators and current sources in the relaxation oscillator. Additionally, the PMU employs a clock divider to create a sub-Hz clock to trigger the sensor RF TX. Duty cycling the sensor RF-TX enables the PMU to buffer the energy extracted from the EP and turn on the RF-TX periodically for short bursts. Figure 23 .2.1 also shows the circuits required to generate the gate signals for the boost converter power FETs N0 and P0. A Φ 1 -pulse-generation circuit creates the required pulse widths using delay elements for the converter Φ 1 phase. This circuit ensures the boost converter has close to optimal input impedance necessary for maximum power extraction from the EP. Since the impedance of the electrodes (R elec ) is known a priori, the input impedance of the converter does not need to be dynamically varied and is set to a fixed setting in the Φ 1 -generation circuit. Additionally, a Φ 2 -pulse-generation circuit is designed that uses similar delay elements. Since the converter operates in DCM, a zero current switching (ZCS) circuit [2] adjusts the delays in the Φ 2 -pulse-generation circuit so that P0 is turned off when the inductor current is close to zero. A dynamic comparator clocked with a delayed version of the Φ 2 pulse compares V DRAIN with V DD . By using an increment/decrement logic, a 3b code is adjusted that sets the Φ 2 pulse width. Digital implementations of these circuits help minimize the quiescent current. Logic transistors in the gate drivers and the pulse generation circuits have been sized to minimize leakage while meeting the desired speed requirements.
The PMU utilizes a voltage doubler to minimize losses arising from subthreshold leakage in the boost converter power train. Due to the low output current, the converter spends most of the time in the idle phase of DCM operation (for converter switching period T period of 78ms, the durations of Φ 1 and Φ 2 are typically less than 5μs). Figure 23 .2.3 shows the power-train leakage paths during the converter idle phase when both power FETs, P0 and N0, are off. Assuming V X (supply for the P0 gate driver) is the system V DD as is typically done in standard boost converters, the power loss associated with the output leakage path becomes 10× higher than the loss associated with the input leakage path (20pW from input and 223pW from output). This is mainly due to the fact that V DD is much higher than V IN for the boost converter. Since the output leakage current is governed by the subthreshold leakage in P0, by using the voltage doubler, an elevated supply, V PUMP , is generated to drive the gate of P0. When off, P0 sees a negative source to gate voltage, putting it in super cut-off and reducing its subthreshold leakage [3] . Although the voltage doubler too has leakage paths of its own as shown in Fig. 23.2 .3, the transistors are much smaller than the power FET P0. Even with the overhead of V PUMP generation and increased switching losses in the P0 gate driver, the overall power saving (simulated) due to the voltage doubler is 175 to 188pW (17% of the minimum power budget) in the typical corner and 950pW in the fast corner making the converter robust towards process variations. Figure 23 .2.4 shows the boost-converter output power and the corresponding efficiency with an electrode impedance of 1MΩ and EP of 80 to 100mV (emulated using a 1MΩ resistor and a power supply in this measurement) for a V DD of 0.9V and boost converter inductance of 47μH. The converter is characterized for various input voltages by varying the boost converter input impedance. The maximum output power is achieved for an input voltage close to half of the EP which is when the converter input impedance is close to the electrode impedance. The converter achieves a peak PCE of 56%. For input power of close to 1.2nW (for EP of 80mV and electrode impedance of 1.28MΩ), the boost-converter efficiency is close to 53%. This translates to a total output power of 637pW from the boost converter. Figure 23 .2.5 shows the power consumption of individual circuit blocks utilizing the power extracted by the boost converter. Overall, 544pW is consumed by the PMU circuits. As shown in Fig. 23 .2.6, this work presents the lowest power PMU reported with the lowest quiescent current and highest efficiency at nW power levels as compared to the state-of-art ultra-low power PMUs [4, 5, 6] . The die micrograph of the PMU, fabricated in a 0.18μm CMOS process, is shown in Fig. 23 
